

Europäisches Patentamt

European Patent Office

Office européen des brevets



(11) EP 1 085 660 A1

(12)

EUROPEAN PATENT APPLICATION

(43) Date of publication:

21.03.2001 Bulletin 2001/12

(51) Int Cl.7: H03M 13/29

(21) Application number: 99117945.8

(22) Date of filing: 15.09.1999

(84) Designated Contracting States:

AT BE CH CY DE DK ES FI FR GB GR IE IT LI LU MC NL PT SE

Designated Extension States:

AL LT LV MK RO SI

(71) Applicant: TELEFONAKTIEBOLAGET L M ERICSSON (publ) 126 25 Stockholm (SE) (72) Inventors:


- Mörsberger, Gerd
 91088 Bubenreuth (DE)
- Spörlein, Georg 96114 Hirschaid (DE)
- (74) Representative: HOFFMANN EITLE Patent- und Rechtsanwälte
 Arabellastrasse 4
 81925 München (DE)

(54) Parallel turbo coder implementation

(57) In order to achieve a turbo coder block having an increased processing speed it is proposed to carry out a parallelization of degree n. As a result each parallelized turbo coder block comprises a storage unit (10, ..., 17) to store n samples (I(t-1), ..., I(t-n)) of an input signal I(t) to the parallelized turbo coding block and at least one storage unit (Q0, ..., Q7) to store n samples ($Q_i(t)$, ..., $Q_i(t-(n-1))$ of at least one output signal $Q_i(t)$ (j=1 ..., M) of the parallelized turbo coding block. Fur-

ther, the parallelized turbo coder block comprises a bank of n delay units (X_1, \ldots, X_N) and is adapted to a parallel processing of n samples of the input signal I(t) such that at least two delay units (X_1, \ldots, X_N) of the bank directly receive subsets of the n samples $(I(t-1), \ldots, I(t-n))$ of the input signal I(t) and an output signal of at least one delay unit (X_1, \ldots, X_N) in the parallelized turbo coder block is supplied to at least two delay units in the parallelized turbo coder block.

FIG.5



Printed by Jouve, 75001 PARIS (FR)

Description

15

25

30

35

40

45

50

55

FIELD OF INVENTION

[0001] The present invention relates to a turbo coder implementation, and in particular the present invention relates to a parallelization of a turbo coder implementation.

BACKGROUND ART

10 [0002] The base band part of a transmitter in a telecommunication system usually includes together with other parts a general encoder for bits to be transmitted. The encoder adds redundant information to an incoming data stream with bit size K. Thereby, the number of bits is increased by a factor of 1/r, depending on the coder rate r. Currently, coder rates of 1/2 and 1/3 are commonly used, although other rates are possible as well. As result for each block of K uncoded bits the encoder outputs a block of K/r coded bits.

[0003] At a receiving side for the data stream in the telecommunication system the original data stream is recalculated from the coded data block in a receiver even in case some bits get corrupted during transmission over, e.g., the air interface.

[0004] Recently, turbo coders have been introduced for the purpose of error control for the transmission of telecommunication data. In general, turbo coding involves applying two or more component codes to different interleaved versions of the same information sequence prior to transmission. As turbo coding is well known in the art, e.g., Berrou et al., "Near Shannon Limit Error - Correcting Coder and Decoder: Turbo-Codes", IEEE International Communication Conference, pp. 1064-1070, May 1993 and Sklar, "A Primer on Turbo Code Concepts", IEEE Communications Magazine, pp. 94-102, December 1997, no further details will be given here and the stated references are incorporated herein by reference.

[0005] An example for a turbo coder is shown in Fig. 8. As shown in Fig. 8, the turbo encoder consists of two turbo coder blocks TCB1, TCB2 being identical in structure. The difference for the two turbo coder blocks is that one receives the bits of the input block in an unchanged order, whereas the other receives the input bits in an interleaved order. For each input bit, e.g., three output bits are generated at the output 0, 1, and 2, respectively.

[0006] As shown in Fig. 8, the turbo coder block TCB1 comprises a first XOR gate 100 at its input and a second XOR gate 102 at its output. In between there are arranged three delay units 104 to 108 for the delay of the respective input bits. Similarly, the turbo coder block TCB2 comprises a third XOR gate 110 at its input and a fourth XOR gate 112 at its output. In between, there are provided three delay units 114 to 118 that delay the respective input bits.

[0007] As also shown in Fig. 8, the input signal to the turbo coder is supplied directly to the turbo coder block 1 while it is supplied via an interleaver 120 to the second turbo coder block TCB2. For the output 0 the input signal is also directly forwarded without any modification.

[0008] Operatively, parameters for the turbo coder shown in Fig. 8 are the number of delay units in each turbo coder block and further the supply of input signals to the different XOR gates 100, 102, 110, and 112.

[0009] A straightforward implementation of the turbo coder shown in Fig. 8 relies on the use of delay units as well as input and output registers (not shown in Fig. 8) such that turbo coding is done in a bitwise manner. Here, all delay units work with the same system clock so that the output of a delay unit represents the input thereof at the previous clock cycle.

[0010] While the straightforward implementation of the turbo coder using the delay units in a serial manner does not require many registers and XOR gates the main disadvantage is that turbo coding is executed in a serial way. This means that only one bit is coded per cycle of the system clock. In conclusion, for cases where high bit rates are necessary, the system clock frequency is to be increased to very high values.

[0011] If, e.g., 1200 channels are to be encoded each being related to a voice channel with 100 bits in a time period of 1 msec, the necessary system clock frequency is 120 Mhz.

[0012] Here, it would be very difficult to implement a related turbo coder, e.g., using ASIC or FPGA technology.

[0013] While one solution would be to implement a dedicated turbo coder for each channel, this would require a complicated handling of input and output bit streams since different channels still must be coded in parallel. This would lead to a very complex control logic to supply the right input at the correct time to the right turbo coder. Further, the outputs of the different turbo coders also would have to be handled in the same complicated way.

SUMMARY OF INVENTION

[0014] In view of the above, the object of the invention is to increase the processing speed of turbo coder blocks.

[0015] According to the present invention this object is achieved through a parallel realization of turbo coders.

[0016] Heretofore, the structure of a turbo coder block is initially described using a general formalized description

which then forms the basis for a parallelization of the turbo coder block.

[0017] In particular, input samples to the turbo coder block are interpreted as elements of a parallel input vector of dimension n, where n is the degree of parallelization.

[0018] The general formalized description of the turbo coder block is then used to derive a mapping of this parallel input vector into at least one parallel output vector.

[0019] In more detail, an internal state variable substitution process is applied to each internal state variable of the general formalized description wherein the representation of the internal state variables is scanned for maximum time index elements which are then substituted through carrying out backward time index transitions using previously determined time index substituted representations of the internal state variables. These substitution steps are repeated until the representation of each internal state variable is only dependent on input vector elements and values for internal state variables of the turbo coder being delayed according to the degree of parallelization.

[0020] Further, the substitution process is carried out as well for each element of each parallel output vector. Again the representation of each vector element in each output vector is scanned for internal state variables having maximum time index and then a backward time index transition in the representation of the vector element is determined recursively until the representation of the vector element is only dependent on input vector elements and values for internal state variables being delayed according to the degree of parallelization.

[0021] Therefore, according to the present invention it is proposed to parallelize turbo coder blocks so that only one parallelized turbo coder block is necessary instead of many serial turbo coders to achieve an increased processing speed. This leads to the decisive advantage that no complicated input and output control for a plurality of turbo coder blocks is necessary.

[0022] E.g., for a four bit parallel turbo coder block the resulting system clock frequency in the example mentioned above lies in the range of 30 MHz and therefore may be easily realized using FPGA or ASIC technology. Therefore, the parallelized turbo coder blocks and the turbo coder derived therefrom achieve a speed-up over the serial turbo coder according to the degree of parallelization so that pre-defined specification may be met using FPGA or ASIC technology-based implementations. Thus, the parallelized turbo coder block may form the basis for complicated telecommunication systems having low processing delay in the base band part without-complicated handling of different channels at the same time.

[0023] Further, the parallelized turbo coder block and related turbo coder require only a minimum additional surplus in logic gates and registers when being compared to the serial turbo coder.

[0024] Still further, when processing blocks in front and subsequent to the turbo coder also support a parallel processing manner, the complete encoder block in total requires less logic and registers than the encoder block with a serial turbo coder and some additional converters (parallel to serial and vice versa).

[0025] According to another preferred embodiment of the present invention there is also provided a computer program product directly loadable into an internal memory of a computer comprising software code portions for performing the steps according to the inventive parallelization method when being run on a computer. Preferably, the software code portions are of the VHDL type.

[0026] Therefore, the present invention allows to achieve a basis for a fast development and modification of parallel turbo coder design with decreased number of development cycles and increased flexibility with respect to the mapping of the design to different hardware technologies, e.g., ASIC or FPGA, respectively.

BRIEF DESCRIPTION OF DRAWINGS

[0027] In the following, preferred embodiments of the present invention will be described with reference to the enclosed drawings in which:

- Fig. 1 shows a circuit diagram of a turbo coder block having one output;
- Fig. 2 shows a circuit diagram of a turbo coder block having a plurality of outputs;
- 50 Fig. 3 shows the mapping of a time sequential stream of data inputs into a parallel input vector and the mapping of a parallel output vector into a time sequential stream of data outputs;
 - Fig. 4 shows a circuit diagram of a serial implementation of a specific turbo coder block;
- 55 Fig. 5 shows a circuit diagram for a two bit parallel implementation of the turbo coder block shown in Fig. 4;
 - Fig. 6 shows a circuit diagram for a four bit parallel implementation of the turbo coder block shown in Fig. 4;

10

15

20

25

30

40

- Fig. 7A shows a circuit diagram of the input part of an eight bit parallel implementation of the turbo coder block shown in Fig. 4;
- Fig. 7B shows a circuit diagram for an output part of the parallel implementation of the turbo coder block shown in Fig. 4; and
- Fig. 8 shows a schematic diagram of a turbo coder comprising an interleaver as well as turbo coding blocks TCB1 and TCB2.

10 DESCRIPTION OF PREFERRED EMBODIMENTS

5

15

20

25

35

40

45

50

55

[0028] In the following, preferred embodiments of the present invention will be described with reference to Figs. 1 to 7. [0029] In particular, initially a formal description of a turbo coder block as shown in Fig. 1 and 2 will be given as basis for the description of the parallelization method according to the present invention.

[0030] Then, it will be described with reference to Fig. 3 how a time sequential stream of data inputs may be mapped into a parallel input vector to be handled in the parallelized turbo coder block and how the parallel output vector of this parallelized turbo coder block may again be mapped into a time sequential stream of data outputs.

[0031] Subsequent hereto different examples for a parallel implementation of turbo coder blocks using the parallelization method according to the present invention will be given with reference to Fig. 4 to 7.

1. Turbo Coder Block with a Serial Implementation, General Description:

[0032] Fig. 1 shows a circuit diagram of a turbo coder block using a serial implementation.

[0033] As shown in Fig. 1, the turbo coder block comprises N delay units, X_1 , X_2 , ... X_N such as flip flops, e.g.. The output signals of the delay units X_1 , X_2 , ... X_N will be referred to as $x_1(t)$, $x_2(t)$... $x_N(t)$, respectively, where t denotes the integer time index. At the input of the first delay unit X_1 , there is provided an input XOR gate 12 and at the output of the last delay unit X_n , there is provided an output XOR gate 14.

[0034] As also shown in Fig. 1, an input signal I(t) supplied via an input delay unit 16 and the output signal of the output XOR gate 14 is forwarded via an output delay unit 18.

[0035] As also shown in Fig. 1, the output signals x₁(t), x₂(t), ..., x_N(t) can be supplied to the input XOR gate 12 via connections α₁, α₂, ..., α_N. Also, the input signals to the delay units can be supplied to the output XOR gate 14 via connections β₀, β₁, ..., β_{N-1}. Further, the output of the delay unit X_N is supplied to the output XOR gate 14 via a connection β_N.

[0036] By formally assigning a value of 0 or 1 to each of the connections $\alpha_1, \alpha_2, ..., \alpha_N$ and further to each of the connections $\beta_0, \beta_1, ..., \beta_N$ it is possible to describe any serial turbo coder block implementation with N delay units according to:

$$x_{1}(t) = I(t-1) \oplus \alpha_{1} \cdot x_{1}(t-1) \oplus \alpha_{2} \cdot x_{2}(t-1) \oplus \dots \oplus \alpha_{N} \cdot x_{N}(t-1)$$

$$\alpha_{1} \in \{0, 1\}$$

$$(1.x_{1})$$

$$x_{2}(t) = x_{1}(t-1)$$

$$(1.x_{2})$$

$$x_{N}(t) = x_{N-1}(t-1)$$

$$(1.x_{N})$$

$$x_{N}(t) = x_{N-1}(t-1)$$

$$x_{N}(t) = x_{N-1}(t-1)$$

$$x_{N}(t) = x_{N-1}(t-1)$$

$$x_{N}(t) = x_{N-1}(t-1) \oplus x_{1} \cdot x_{1}(t-1)$$

$$x_{N}(t) = x_{N-1}(t-1) \oplus x_{1} \cdot x_{1}(t-1)$$

$$x_{N}(t-1) = x_{N-1}(t-1) \oplus x_{1} \cdot x_{1}(t-1) \oplus x_{1}(t-1)$$

 $\beta_{0} \cdot \alpha_{N} \cdot x_{N} (t-1) \oplus \beta_{N} \cdot x_{N} (t-1) =$ $\beta_{0} \cdot I (t-1) \oplus x_{1} (t-1) \cdot [\beta_{0} \cdot \alpha_{1} \oplus \beta_{1}] \oplus$ \vdots $x_{N} (t-1) \cdot [\beta_{0} \cdot \alpha_{N} \oplus \beta_{N}]$

$$\beta_i \in \{0, 1\}$$

$$(1.Q)$$

[0037] As shown in Fig. 2, the general description given above for a turbo coder block having a single output may be generalized to a turbo coder block using a serial implementation and having a plurality of outputs.

[0038] As Fig. 1 also Fig. 2 shows delay units $X_1, X_2, ..., X_N$ of which the output signals are again referred to as x_1 (t), x_2 (t), ..., x_N (t). The output signals x_1 (t), x_2 (t), ..., x_N (t) of each delay unit $X_1, X_2, ..., X_N$ are supplied to the input XOR gate 12 via connections $\alpha_1, \alpha_2, ..., \alpha_N$ already shown in Fig. 1. Also, the input data stream is supplied to the input XOR gate 12 via the input delay unit 16.

[0039] The serial turbo coder block shown in Fig. 2 differs over the previously discussed turbo coder block in that a plurality of outputs $Q_1(t)$..., $Q_M(t)$ is provided for. As shown in Fig. 2, for each output there is provided a related output XOR gate 14-1, ..., 14-M. At the output of each such output XOR gate 14-1, ..., 14-M there is connected a related output delay unit 18-1, ..., 18-M.

[0040] As also shown in Fig. 2, each input to the delay units X_1 , X_2 , ..., X_N can be supplied to the first output XOR gate 14-1 via connections $\beta_{1,0}$, $\beta_{1,1}$, $\beta_{1,2}$, $\beta_{1,N-1}$, further to the second output XOR gate 14-2 via connections $\beta_{2,0}$, $\beta_{2,1}$, $\beta_{2,2}$, $\beta_{2,N-1}$, etc.. Further, the output of the last delay unit X_N is supplied via a connection $\beta_{1,N}$ to the first output XOR gate 14-1, via a connection $\beta_{2,N}$ to the second output XOR gate 14-2, etc.. Finally, the output signal of each output XOR gate is delayed to derive the turbo coder block output signals $Q_1(t)$, ..., $Q_M(t)$.

[0041] The formal description of the turbo coder shown in Fig. 2 differs over the previously discussed in that for each output $Q_1(t)$, ... $Q_M(t)$ a related output representation is generalized to:

45

40

25

30

50

$$Q_{j}(t) = \beta_{j0} \cdot I(t-1) \oplus$$

$$x_{1}(t-1) \cdot [\beta_{j0} \cdot \alpha_{1} \oplus \beta_{j1}] \oplus$$

•

 $x_N(t-1) \cdot [\beta_{j0} \cdot \alpha_N \oplus \beta_{jN}]$

 $\beta_{ij} \in \{0, 1\}$ $j \in [1, ..., M]$

(1.Q)

20

25

5

10

15

[0042] The above formal representations of a turbo coder block in serial implementation having either one or a plurality of outputs will serve as a basis of the description of the parallelization method according to the present invention.

[0043] However, before the parallelization method according to the present invention will be described in the following, initially a mapping of a scrial data input stream into a parallel input vector and also the mapping of a parallel output vector back into a serial data output stream will be described with reference to Fig. 3.

2. Turbo Coder Block Using a Parallel Implementation of Degree n:

30 [0044] On the upper left side, Fig. 3 shows a time sequence according to a serial data input stream. Similarly, Fig. 3 shows in the upper right part a time sequence according to a serial output stream.

[0045] As shown in Fig. 3, a parallel input vector I0, I1, In-1 may be derived from a series of data input values I(t-1), I(t-2), ..., I(t-n) according to:

I(t-1) = IO(p-1)

I(t-2) = I1(p-1)

I(t-n) = In-1(p-1)

[0046] Assuming that the parallel input vector shown in Fig. 3 derived from the serial data input stream is processed in a parallel turbo coder block to be decribed in the following, one arrives at a parallel output vector Q_j 0, ..., Q_j n-1. [0047] As shown in Fig. 3, this parallel output vector may then be mapped back to a serial data output stream Q_j (t), ..., Q_i (t-(n-1)) according to:

45

35

40

$$Q_{j}(t) = Q_{j}0(p)$$

 $Q_{j}(t-1) = Q_{j}1(p)$

50

55

 $Q_{j}(t-(n-1)) = Q_{j}n-1(p)$

jε[1, ..., M]

2.1 General Outline of Parallelization

5

15

20

25

30

35

40

45

50

55

[0048] According to the present invention there are used different time scales in the serial domain and the parallel domain. In other words, a set of n serial data inputs in the serial time domain corresponds to a parallel input vector that is processed in parallel according to one clock cycle in the parallel time domain p.

[0049] In conclusion, the resulting parallel system clock is n times slower than the serial system clock assuming that the same amount of data is to be processed. Therefore, the serial time expression (t-1) may be replaced by the parallel time expression (p-1) and a sequence of n serial time inputs is re-written as a single parallel input vector, one parallel clock cycle earlier (p-1). Similarly, the series of outputs is re-written as parallel output vector for the current parallel cycle (p).

[0050] Using the general description of a turbo coder block according to Figs. 1 and 2 and further the mapping of the serial data input stream into a parallel input vector and the reverse mapping of the parallel output vector into a serial output data stream the approach according to the present invention relies on the supply of a parallel input vector having n serial data input items to a parallelized turbo coding block and the calculation of M output vectors each comprising n output data items therein.

[0051] The n elements of the output vector(s) depend only on values of the internal delay units $X_1, ..., X_N$ at n system clocks of the serial turbo coder block implementation earlier - which corresponds to only one cycle in the parallelized turbo coder block - and further on all input data items during these n cycles summarized in the parallel input vector.

[0052] As will be shown in the following, the approach underlying the present invention relies on the determination of equations representing the output elements of the parallel output vector and the output values of the internal delay units of the parallel turbo coder block for the next parallel cycle in dependence of output values of the internal delay units of the parallel turbo coder block and the parallel input vector for the previous parallel cycle.

[0053] According to the serial representation (see eq. (1.Q)) each output value of a serially implemented turbo coding block at time t is calculated from output values of the delay unit $X_1, ..., X_N$ at time t-1 and the input data item at time t-1.

[0054] By replacing all output values of the internal delay units with values at one system clock cycle for the social implementation earlier and through repeating these replacement steps in a recursive manner until only output values at n serial system clock cycles earlier are left there may be derived equations for the parallel calculation of the output results over n serial cycles or equivalently one parallel cycle.

[0055] In other words, these equations form the basis of the parallelized turbo coder blocks as n serial clock cycles represent one parallel clock cycle.

2.2 Backward Time Index Substitution for First Internal State:

[0056] In preparing the recursive substitution process mentioned above one may use the representation for the output of the first delay unit X_1 (c.f. eq. $(1.x_1)$)

$$x_1(t) = I(t-1) \oplus \alpha_1 \cdot x_1(t-1) \oplus \alpha_2 \cdot x_2(t-1) \oplus \dots \oplus \alpha_N \cdot x_N(t-1)$$

which is also referred to as first internal state in the following to express this internal state for the serial clock cycles t-1, ..., t-(n-1) according to:

$$x_{1}(t-1) = I(t-2) \oplus \alpha_{1} \cdot x_{1}(t-2) \oplus$$

$$\alpha_{2} \cdot x_{2}(t-2) \oplus \dots \oplus$$

$$\alpha_{N} \cdot x_{N}(t-2)$$

$$(2.x_{1}.1)$$

•

5

10

15

20

$$x_1(t-(n-1)) = I(t-n) \oplus \alpha_1 \cdot x_1(t-n) \oplus$$

$$\alpha_2 \cdot x_2(t-n) \oplus \dots \oplus$$

$$\alpha_N \cdot x_N(t-n)$$

$$(2.x_1.n-1)$$

25 2.3 Backward time index substitution for further internal states (i=2, ..., N):

[0057] Further, the representation for the outputs of the additional delay units X_2 , ..., X_N (see eq. (1. x_2) ..., (1. x_N)) $x_i(t) = x_{i-1}(t-1)$

which are also referred to as further internal states in the following may be used to express these internal states for the serial clock cycles t-1, ..., t-(n-1) according to:

$$x_{i}(t-1) = x_{i-1}(t-2)$$
(2. x_{i} .1)

•

$$x_{i}(t-(n-1)) = x_{i-1}(t-n)$$
(2.x_i.n-1)

2.4 Backward time index substitution for output vector elements:

50 [0058] Still further, the representation for the at least one output of the turbo coder block (c.f. eq. (1.Q))

55

40

$$Q_{j}(t) = \beta_{j0} \cdot I(t-1) \oplus \\ \times_{1}(t-1) \cdot [\beta_{j0} \cdot \alpha_{1} \oplus \beta_{j1}] \oplus \\ \cdot \\ \cdot \\ \times_{N}(t-1) \cdot [\beta_{j0} \cdot \alpha_{N} \oplus \beta_{jN}]$$

$$(2.Q.0)$$

may be used to express this output for the serial clock cycles t-1, ..., t-(n-1) according to:

$$Q_{j}(t-1) = \beta_{j0} \cdot I(t-2) \oplus X_{1}(t-2) \cdot [\beta_{j0} \cdot \alpha_{1} \oplus \beta_{j1}] \oplus X_{1}(t-2) \cdot [\beta_{j0} \cdot \alpha_{1} \oplus \beta_{j1}] \oplus X_{1}(t-2) \cdot [\beta_{j0} \cdot \alpha_{1} \oplus \beta_{jN}]$$

$$X_{1}(t-2) \cdot [\beta_{j0} \cdot \alpha_{1} \oplus \beta_{jN}]$$

$$X_{1}(t-2) \cdot [\beta_{j0} \cdot \alpha_{1} \oplus \beta_{jN}]$$

$$(2.Q.1)$$

 $Q_{j}(t-(n-1)) = \beta_{j0}\cdot I(t-n) \oplus x_{1}(t-n)\cdot [\beta_{j0}\cdot \alpha_{1} \oplus \beta_{j1}] \oplus x_{1}$

$$x_N(t-n) \cdot [\beta_{j,0} \cdot \alpha_N \oplus \beta_{j,N}]$$
 (2.Q.n-1)

55

2.5 Parallelization through recursive backward time index transition steps:

2.5.1 Object

10

15

20

25

30

35

40

45

[0059] As already outlined above the object underlying the parallelization process according to the present invention is to express the elements of each parallel output vector - one per output 1. M shown in Fig. 2 - as a function of a series of n serial data input items and the internal states one parallel cycle - equivalent to n serial cycles - before the current parallel cycle:

$$Q_{j}(t-i) = f[I(t-1), ..., I(t-n); x_{1}(t-n), ..., x_{N}(t-n)]$$

$$for i \epsilon [0, ..., n-1]$$

$$j \epsilon [1, ..., M]$$

$$\Leftrightarrow$$

$$Q_{ji}(p) = f[I0(p-1), ..., In-1(p-1); x_{1}(p-1), ..., x_{N}(p-1)].$$

2.5.2 Recursive time index transition steps

[0060] Firstly, to achieve this goal all internal states are parallelized. For all internal states $x_1(t)$, ..., $x_N(t)$ initially a maximum time index to be used in the representation of this internal state is set to t-1 according to a serial description of operation.

 $(2.Q_i)$

[0061] Then the representations of all internal states are considered and each is recursively scanned to substitute internal state variables dependent on the current maximum time index by a formula expressing the same internal state in dependence of a time index preceding this current maximum time index using one of equations (2) listed above.

[0062] Therefore the representation of the considered internal state is modified in a way that a transition is made from the current maximum time index to the time index preceeding the current maximum time index. This transition will be referred to as backward time index transition in the following. After the backward time index transition is achieved for all internal state variables depending on the current maximum time index the current maximum time index is decreased by a value of 1.

[0063] This recursive repetition of this process continues until the maximum time index reaches a value of t-n. The reason for this is that at this point the considered internal state at cycle t (p) is described in dependency only of internal states at time t-n (p-1) and serial input data items I(t-1), ..., I(t-n).

[0064] Secondly, all elements in each of the output vectors are parallelized by carrying out again backward time index transitions in a recursive manner as described above for the internal states.

[0065] Further, it should be mentioned that at intermediate stages between the recursive time index transition steps, at modification of the current maximum time index, the respective representations of internal states and elements of output vectors may be simplified using the relation (a \oplus a \oplus b \equiv b). In other words double terms (a \oplus a) may be cancelled in the respective representations.

[0066] The recursive parallelization of the serial turbo coder block in the most general form as shown in Fig. 2 may be summarized as follows:

50

```
procedure recursive parallelization(n)
        int i, j, k;
5
              /* parallelization of internal states */
10
              for (k=1; k<=N; k++)
15
                   /* consider internal state x_k(t) */
                   t_{max} = t-1;
                   while ( tmax > t-n ).
20
                   {
                         scan representation of internal state x_k(t)
                         for internal states with maximum time index
25
                         t<sub>max</sub>;
                         for( all internal states with maximum time
                         index )
30
35
40
45
50
```

```
{
                         execute backward time index transition
5
                         from t_{\text{max}} to t_{\text{max}}-1 through state variable
                         substitution using eq. (2) above;
10
                    cancel double terms in representation of
                    internal state xk(t);
                    t_{max} = t_{max}-1;
15
              }
         }
20
         /* parallelization of output variables */
         for( j=1; j<=M; j++ )
25
              for (i=0; i<=n-2; i++)
               {
30
                    /* consider output vector element Q_j (t-i) */
                    t_{max} = t-i-1;
                    while ( tmax > t-n )
35
                         scan representation of Q_{j}(t-i) for
                         internal states with maximum time index;
40
                         for( all internal states with maximum time
                         index )
45
                               execute backward time index
                               transition from t_{max} to t_{max}-1
50
                               through state variable substitution
                               using eq. (2) above;
                         }
```

```
cancel double terms in representation of Q_{j}\left(t-i\right); t_{max}=t_{max}-1; } \} /* end procedure */
```

15 [0067] To illustrate the application of the parallelization approach generally described above, in the following, this parallelization process will be explained in more detail with reference to specific examples.

[0068] As will be shown in the following each parallelized turbo coder block comprises a storage unit, e.g., a first group of flip flops I0, ..., I7 to store n samples I(t-1), ..., I(t-n) of the input signal I(t) for further supply to the parallelized turbo coding block and at least one storage unit, e.g., a second group of flip flops Q0, ..., Q7 to store n samples Q_i (t), ..., Q_i (t-(n-1)) of the at least one output signal Q_i (t), j=1, ..., M, of the parallelized turbo coding block.

[0069] Further, the parallelized turbo coder block comprises a bank of n delay units $X_1, ..., X_N$ and is adapted to a parallel processing of n samples of the input signal I(t) such that at least two delay units $X_1, ..., X_N$ of the bank directly receive subsets of the n samples I(t-1), ..., I(t-n) of the input signal I(t) and an output signal of at least one delay unit $X_1, ..., X_N$ in the parallelized turbo coder block is supplied to at least two delay units in the parallelized turbo coder block.

[0070] Fig. 4 shows a circuit diagram of a specific sorial turbo coder block as it may be used in the turbo coder shown in Fig. 8.

[0071] Here, it should be noted that the provision of an input delay unit 16 and an output delay unit 18 per se is not a prerequisite in case of a serial implementation but becomes necessary in case of parallization to collect the elements of the input vectors and output vector as shown in Fig. 3.

[0072] The serial turbo coder block shown in Fig. 4 may be shortly described by N=3, M=1, $\alpha = [\alpha_1, \alpha_2, \alpha_3] = [0, 1, 1]$, $\beta = [\beta_1, \beta_2, \beta_3, \beta_4] = [1, 1, 0, 1]$ using the formal description according to eq. (1) introduced above. In the following it will be explained how this serial turbo coder block may be parallalized into a n= 2, 4, and 8 bit parallel turbo coder block.

3.1 Example: 2 bit parallel turbo coder for N=3, M=1, $\alpha = [0, 1, 1]$, $\beta = [1, 1, 0, 1]$

[0073] Starting from equation (1) we obtain

```
x_1(t) = I(t-1) \oplus x_2(t-1) \oplus x_3(t-1)

x_2(t) = x_1(t-1)

x_3(t) = x_2(t-1)

Q(t) = I(t-1) \oplus x_1(t-1) \oplus x_2(t-1)
```

as description for the turbo coder block shown in Fig. 4. The following backward time index transitions over two serial time cycles are necessary:

```
45
                x_1(t) = I(t-1) \oplus x_2(t-1) \oplus x_3(t-1)
        <=> x_1(t) = I(t-1) \oplus x_1(t-2) \oplus x_2(t-2)
        which is in view of the parallel circuit:
        => x_1(p) = 10(p-1) \oplus x_1(p-1) \oplus x_2(p-1)
               x_2(t) = x_1(t-1)
50
        <=> x_2(t) = I(t-2) \oplus x_2(t-2) \oplus x_3(t-2)
        which is in view of the parallel circuit:
        => x_2(p) = 11(p-1) \oplus x_2(p-1) \oplus x_3(p-1)
               x_3(t) = x_2(t-1)
        <=> x_3(t) = x_1(t-2)
55
        which is in view of the parallel circuit:
        => x_3(p) = x_1(p-1)
               Q(t) = I(t-1) \oplus x_1(t-1) \oplus x_2(t-1)
        <=> Q(t) = I(t-1) \oplus [I(t-2) \oplus x_2(t-2) \oplus x_3(t-2)] \oplus x_1(t-2)
```

25

30

35

```
which is in view of the parallel circuit:
                => Q0(p) = 10(p-1) \oplus 11(p-1) \ominus x_1(p-1) \oplus x_2(p-1) \oplus x_3(p-1)
                                Q(t-1) = I(t-2) \oplus x_1(t-2) \oplus x_2(t-2)
                which is in view of the parallel circuit:
 5
                \Rightarrow Q1(p) = I1(p-1) \oplus x<sub>1</sub>(p-1) \oplus x<sub>2</sub>(p-1)
                [0074] Fig. 5 shows the result of this parallelization process, i.e. a circuit diagram for a two bit parallel implementation
                of the turbo coding block shown in Fig. 4.
                3.2 Example: 4 bit parallel turbo coder for N=3, M=1, \alpha = [0, 1, 1], \beta = [1, 1, 0, 1]
 10
                [0075] Starting from equation (1) we obtain
                x_1(t) = I(t-1) \oplus x_2(t-1) \oplus x_3(t-1)
                x_2(t) = x_1(t-1)
                x_3(t) = x_2(t-1)
                Q(t) = I(t-1) \oplus x_1(t-1) \oplus x_2(t-1)
                as description for the turbo coder block shown in Fig. 4. The following backward time index transitions over four serial
                time cycles are necessary:
                               x_1(t) = I(t-1) \oplus x_2(t-1) \oplus x_3(t-1)
                 <=> x_1(t) = I(t-1) \oplus x_1(t-2) \oplus x_2(t-2)
20
                 <=> x_1(l) = l(l-1) \oplus l(l-3) \oplus x_2(l-3) \oplus x_3(l-3) \oplus x_1(l-3)
                 <=> x_1(t) = I(t-1) \oplus I(t-3) \oplus x_1(t-4) \oplus x_2(t-4) \oplus
                                               I(t-4) \oplus x_2(t-4) \oplus x_3(t-4)
                 which is in view of the parallel circuit:
                => x_1(p) = 10(p-1) \oplus 12(p-1) \oplus 13(p-1) \oplus x_1(p-1) \oplus x_3(p-1)
                                \mathsf{x_2}(\mathsf{t}) = \mathsf{x_1}(\mathsf{t}\text{-}\mathsf{1})
                 <=> x_2(t) = I(t-2) \oplus x_2(t-2) \oplus x_3(t-2)
                 <=> x_2(t) = I(t-2) \oplus x_1(t-3) \oplus x_2(t-3)
                 < > x_2(t) = I(t-2) \oplus [I(t-4) \oplus x_2(t-4) \oplus x_3(t-4)] \oplus x_1(t-4)
                which is in view of the parallel circuit:
30
                => x_2(p) = 11(p-1) \oplus 13(p-1) \oplus x_1(p-1) \oplus x_2(p-1) \oplus x_3(p-1)
                               x_3(t) = x_2(t-1)
                 <=> x_3(t) = x_1(t-2)
                 <=> x_3(t) = [1(t-3) \oplus x_2(t-3) \oplus x_3(t-3)]
                 <=> x_3(t) = I(1-3) \oplus x_1(1-4) \oplus x_2(t-4)
                which is in view of the parallel circuit:
                => x_3(p) = 12(p-1) \oplus x_1(p-1) \oplus x_2(p-1)
                                Q(t) = I(t-1) \oplus x_1(t-1) \oplus x_2(t-1)
                 <=> Q(t) = I(t-1) \oplus [I(t-2) \oplus x_2(t-2) \oplus x_3(t-2)] \oplus x_1(t-2)
                 \langle = \rangle Q(t) = I(t-1) \oplus I(t-2) \oplus x_1(t-3) \oplus x_2(t-3) \oplus x_3(t-3) \oplus x_2(t-3) \oplus x_3(t-3) \oplus 
40
                                               [1(t-3) \oplus x_2(t-3) \oplus x_3(t-3)]
                 \langle = \rangle Q(t) = I(t-1) \oplus I(t-2) \oplus I(t-3) \oplus
                                               [I(t-4) \oplus x_2(t-4) \oplus x_3(t-4)] \oplus x_2(t-4)
                which is in view of the parallel circuit:
                \Rightarrow Q0(p) = I0(p-1) \oplus I1(p-1) \oplus I2(p-1) \oplus I3(p-1) \oplus x<sub>3</sub>(p-1)
45
                                Q(t-1) = I(t-2) \oplus x_1(t-2) \oplus x_2(t-2)
                 \langle = \rangle Q(t-1) = I(t-2) \oplus [I(t-3) \oplus x_2(t-3) \oplus x_3(t-3)] \oplus
                                               x_1(t-3)
                 <=> Q(I-1) = I(I-2) ⊕ I(I-3) ⊕ x_1(I-4) ⊕ x_2(I-4) ⊕
                                               [1(t-4) \oplus x_2(t-4) \oplus x_3(t-4)]
50
                 which is in view of the parallel circuit:
                => Q1(p) = 11(p-1) \oplus 12(p-1) \oplus 13(p-1) \oplus x_1(p-1) \oplus x_3(p-1)
                                Q(t-2) = I(t-3) \oplus x_1(t-3) \oplus x_2(t-3)
                 <=> Q(t-2) = I(t-3) \oplus [I(t-4) \oplus x_2(t-4) \oplus x_3(t-4)] \oplus
                                               x_1(t-4)
55
                 which is in view of the parallel circuit:
                => Q2(p) = I2(p-1) \oplus I3(p-1) \oplus x_1(p-1) \oplus x_2(p-1) \oplus x_3(p-1)
                                Q(t-3) = I(t-4) \oplus x_1(t-4) \oplus x_2(t-4)
                 which is in view of the parallel circuit:
```

[0076] Fig. 6 shows the result of this parallelization process, i.e. a circuit diagram for a four bit parallel implementation

 $=> Q3(p) = I3(p-1) \oplus x_1(p-1) \oplus x_2(p-1)$

```
of the turbo coding block shown in Fig. 4.
                  3.3 Example: 8 bit parallel turbo coder for N=3, M=1, \alpha = [0, 1, 1], \beta = [1, 1, 0, 1]
                  [0077] Starting from equation (1) we obtain
                  x_1(t) = I(t-1) \oplus x_2(t-1) \oplus x_3(t-1)
                  x_2(t) = x_1(t-1)
 10
                  x_3(t) = x_2(t-1)
                  Q(t) = I(t-1) \oplus x_1(t-1) \oplus x_2(t-1)
                  as description for the turbo coder block shown in Fig. 4. The following backward time index transitions over eight serial
                  time cycles are necessary:
                                  x_1(t) = I(t-1) \oplus x_2(t-1) \oplus x_3(t-1)
 15
                  <=> x_1(t) = I(t-1) \oplus x_1(t-2) \oplus x_2(t-2)
                  <=> x_1(t) = I(t-1) \oplus [I(t-3) \oplus x_2(t-3) \oplus x_3(t-3)] \oplus x_1(t-3)
                  <=> x_1(t) = I(t-1) \oplus I(t-3) \oplus x_1(t-4) \oplus x_2(t-4) \oplus
                                                  [1(t-4) \oplus x_2(t-4) \oplus x_3(t-4)]
                  \langle = \rangle x_1(t) = I(t-1) \oplus I(t-3) \oplus I(t-4) \oplus
20
                                                  [I(1-5) \oplus x_2(1-5) \oplus x_3(1-5)] \oplus x_2(1-5)
                  <=> x_1(t) = I(t-1) \oplus I(t-3) \oplus I(t-4) \oplus I(t-5) \oplus x_2(t-6)
                  <=> x_1(t) = I(t-1) \oplus I(t-3) \oplus I(t-4) \oplus I(t-5) \oplus x_1(t-7)
                  <-> x_1(t) = I(t-1) \oplus I(t-3) \oplus I(t-4) \oplus I(t-5) \oplus
                                                  [I(t-8) \oplus x_2(t-8) \oplus x_3(t-8)]
25
                 which is in view of the parallel circuit:
                  => x_1(p) = 10(p-1) \oplus 12(p-1) \oplus 13(p-1) \oplus 14(p-1) \oplus
                                                  17(p-1) \oplus x_2(p-1) \oplus x_3(p-1)
                                 x_2(t) = x_1(t-1)
                  <=> x_2(t) = [1(t-2) \oplus x_2(t-2) \oplus x_3(t-2)]
30
                  <=> x_2(t) = I(t-2) \oplus x_1(t-3) \oplus x_2(t-3)
                  <=> x_2(t) = I(t-2) \oplus [I(t-4) \oplus x_2(t-4) \oplus x_3(t-4)] \oplus
                                                  x_1(t-4)
                  <=> x_2(t) = I(t-2) \oplus I(t-4) \oplus x_1(t-5) \oplus x_2(t-5) \oplus
                                                  [1(t-5) \oplus x_2(t-5) \oplus x_3(t-5)]
35
                  \langle = \rangle x_2(t) = I(t-2) \oplus I(t-4) \oplus I(t-5) \oplus
                                                  [1(t-6) \oplus x_2(t-6) \oplus x_3(t-6)] \oplus x_2(t-6)
                  <=> x_2(t) = I(t-2) \oplus I(t-4) \oplus I(t-5) \oplus I(t-6) \oplus x_2(t-7)
                  <=> x_2(t) = I(t-2) \oplus I(t-4) \oplus I(t-5) \oplus I(t-6) \oplus x_1(t-8)
                 which is in view of the parallel circuit:
40
                 => x_2(p) = 11(p-1) \oplus 13(p-1) \oplus 14(p-1) \oplus 15(p-1) \oplus x_1(p-1)
                                 x_3(t) = x_2(t-1)
                 <=> x_3(t) = x_1(t-2)
                 <=> x_3(t) = [1(t-3) \oplus x_2(t-3) \oplus x_3(t-3)]
                 <=> x_3(t) = I(t-3) \oplus x_1(t-4) \oplus x_2(t-4)
45
                 <=> x_3(t) = I(t-3) \oplus [I(t-5) \oplus x_2(t-5) \oplus x_3(t-5)] \oplus x_1(t-5)
                 <=> x_3(t) = I(t-3) \oplus I(t-5) \oplus x_1(t-6) \oplus x_2(t-6) \oplus
                                                 [1(t-6) \oplus x_2(t-6) \oplus x_3(t-6)]
                 <=> x_3(l) = I(l-3) \oplus I(l-5) \oplus I(l-6) \oplus
                                                 [1(t-7) \oplus x_2(t-7) \oplus x_3(t-7)] \oplus x_2(t-7)
                 <=> x_3(t) = I(t-3) \oplus I(t-5) \oplus I(t-6) \oplus I(t-7) \oplus x_2(t-8)
                 which is in view of the parallel circuit:
                 => x_3(p) = 12(p-1) \oplus 14(p-1) \oplus 15(p-1) \oplus 16(p-1) \oplus x_2(p-1)
                                 Q(t) = I(t-1) \oplus x_1(t-1) \oplus x_2(t-1)
                 <=> Q(t) = I(t-1) \oplus [I(t-2) \oplus x_2(t-2) \oplus x_3(t-2)] \oplus x_1(t-2)
55
                 \langle = \rangle Q(t) = I(t-1) \oplus I(t-2) \oplus x_1(t-3) \oplus x_2((t-3) \oplus x_2(t-3)) \oplus x_3(t-3) \oplus x_4(t-3) \oplus x_2(t-3) \oplus x_3(t-3) \oplus x_4(t-3) \oplus x_5(t-3) 
                                                 [1(t-3) \oplus x_2(t-3) \oplus x_3(t-3)]
                 \langle = \rangle Q(t) = I(t-1) \oplus I(t-2) \oplus I(t-3) \oplus
                                                 [i(t-4) \oplus x_2((t-4) \oplus x_3(t-4)] \oplus x_2((t-4)
```

```
<=> Q(t) = I(t-1) \oplus I(t-2) \oplus I(t-3) \oplus I(t-4) \oplus x_2((t-5))
                            <=> Q(t) = I(t-1) \oplus I(t-2) \oplus I(t-3) \oplus I(t-4) \oplus x_1(t-6)
                            \langle = \rangle Q(t) = I(t-1) \oplus I(t-2) \oplus I(t-3) \oplus I(t-4) \oplus
                                                                          [1(t-7) \oplus x_2(t-7) \oplus x_3(t-7)]
                            \langle = \rangle Q(t) = I(t-1) \oplus I(t-2) \oplus I(t-3) \oplus I(t-4) \oplus I(t-7) \oplus I(t-7)
                                                                          x_1(1-8) \oplus x_2(1-8)
                           which is in view of the parallel circuit:
                           \Rightarrow Q0(p) = I0(p-1) \oplus I1(p-1) \oplus I2(p-1) \oplus I3(p-1) \oplus
                                                                          16(p-1) \oplus x_1(p-1) \oplus x_2(p-1)
 10
                                                   Q(t-1) = I(t-2) \oplus x_1(t-2) \oplus x_2(t-2)
                            <=> Q(1-1) = I(1-2) \oplus [I(1-3) \oplus x_2(1-3) \oplus x_3(1-3)] \oplus
                                                                          x_1(t-3)
                            <=> Q(t-1) = I(t-2) \oplus I(t-3) \oplus x_1(t-4) \oplus x_2((t-4) \oplus x_2(t-4)) \oplus x_3(t-4) \oplus x_4(t-4) \oplus x_5(t-4) 
                                                                          [1(t-4) \oplus x_2(t-4) \oplus x_3(t-4)]
 15
                            <=> Q(t-1) = I(t-2) ⊕ I(t-3) ⊕ I(t-4) ⊕
                                                                          [I(t-5) \oplus x_2(t-5) \oplus x_3(t-5)] \oplus x_2(t-5)
                            <=> Q(1-1) = I(1-2) \oplus I(1-3) \oplus I(1-4) \oplus I(1-5) \oplus x_2(1-6)
                            <=> Q(t-1) = I(t-2) \oplus I(t-3) \oplus I(t-4) \oplus I(t-5) \oplus x_1(t-7)
                            \langle = \rangle Q(t-1) = I(t-2) \oplus I(t-3) \oplus I(t-4) \oplus I(t-5) \oplus
20
                                                                          [I(I-8) \oplus x_2 (I-8) \oplus x_3(I-8)]]
                            which is in view of the parallel circuit:
                           => Q1(p) = 11(p-1) ⊕ 12(p-1) ⊕ 13(p-1) ⊕ 14(p-1) ⊕
                                                                          17(p-1) \oplus x_2(p-1) \oplus x_3(p-1)
                                                   Q(t-2) = I(t-3) \oplus x_1(t-3) \oplus x_2(t-3)
25
                            <=> Q(t-2) = I(t-3) ⊕ [I(t-4) ⊕ x_2(t-4) ⊕ x_3(t-4)] ⊕
                                                                          x_1(1-4)
                            <=> Q(t-2) = I(t-3) ⊕ I(t-4) ⊕ x_1(t-5) ⊕ x_2(t-5) ⊕
                                                                          [1(t-5) \oplus x_2(t-5) \oplus x_3(t-5)]
                            <=> Q(t-2) = I(t-3) \oplus I(t-4) \oplus I(t-5) \oplus
30
                                                                          [1(t-6) \oplus x_2(t-6) \oplus x_3(t-6)] \oplus x_2(t-6)
                            <=> O(1-2) = I(1-3) \oplus I(1-4) \oplus I(1-5) \oplus I(1-6) \oplus x_2(1-7)
                            <=> Q(t-2) = I(t-3) \oplus I(t-4) \oplus I(t-5) \oplus I(t-6) \oplus x_1(t-8)
                           which is in view of the parallel circuit:
                           => Q2(p) = I2(p-1) \oplus I3(p-1) \oplus I4(p-1) \oplus I5(p-1) \oplus x_1(p-1)
35
                                                   Q(t-3) = I(t-4) \oplus x_1(t-4) \oplus x_2(t-4)
                            <=> Q(t-3) = I(t-4) \oplus [I(t-5) \oplus x_2(t-5) \oplus x_3(t-5)] \oplus
                                                                          x_1(t-5)
                            <=> Q(t-3) = I(t-4) \oplus I(t-5) \oplus x_1(t-6) \oplus x_2(t-6) \oplus
                                                                           [1(t-6) \oplus x_2(t-6) \oplus x_3(t-6)]
                            <=> Q(t-3) = I(t-4) \oplus I(t-5) \oplus I(t-6) \oplus
                                                                          [1(t-7) \oplus x_2(t-7) \oplus x_3(t-7)] \oplus x_2(t-7)
                            <=> Q(t-3) = I(t-4) \oplus I(t-5) \oplus I(t-6) \oplus I(t-7) \oplus x_2(t-8)
                           which is in view of the parallel circuit:
                            \Rightarrow Q3(p) =13(p-1) \oplus I4(p-1) \oplus I5(p-1) \oplus I6(p-1) \oplus x<sub>2</sub>(p-1)
45
                                                   Q(t-4) = I(t-5) \oplus x_1(t-5) \oplus x_2(t-5)
                            <=> Q(1-4) = I(1-5) \oplus [I(1-6) \oplus x_2(1-6) \oplus x_3(1-6)] \oplus
                                                                           x_1(t-6)
                            <=> Q(l-4) = I(l-5) \oplus I(l-6) \oplus x_1(l-7) \oplus x_2(l-7) \oplus
                                                                           [\mathsf{I}(\mathsf{t}\text{-}7) \oplus \mathsf{x}_2(\mathsf{t}\text{-}7) \oplus \mathsf{x}_3(\mathsf{t}\text{-}7)]
50
                            <=> Q(t-4) = I(t-5) \oplus I(t-6) \oplus I(t-7) \oplus
                                                                            [1(t-8) \oplus x_2 (t-8) \oplus x_3(t-8)] \oplus x_2(t-8)
                            which is in view of the parallel circuit:
                            => Q4(p) = I4(p-1) \oplus I5(p-1) \oplus I6(p-1) \oplus I7(p-1) \oplus x_3(p-1)
                                                    Q(t-5) = I(t-6) \oplus x_1(t-6) \oplus x_2(t-6)
                            <=> Q(t-5) = I(t-6) \oplus [I(t-7) \oplus x_2(t-7) \oplus x_3(t-7)] \oplus
                                                                           x_1(t-7)
                            <=> Q(t-5) = I(t-6) ⊕ I(t-7) ⊕ x_1(t-8) ⊕ x_2 (t-8) ⊕
                                                                           [l(t-8) \oplus x_2(t-8) \oplus x_3(t-8)]
```

```
which is in view of the parallel circuit:
        => Q5(p) =15(p-1) \oplus 16(p-1) \oplus 17(p-1) \oplus x_1(p-1) \oplus x_2(p-1)
                Q(t-6) = I(t-7) \oplus x_1(t-7) \oplus x_2(t-7)
        <=> Q(t-6) = I(t-7) \oplus [I(t-8) \oplus x_2 (t-8) \oplus x_3(t-8)] \oplus
                        x_1(t-8)
        which is in view of the parallel circuit:
        \Rightarrow Q6(p) = I6(p-1) \oplus I7(p-1) \oplus x<sub>1</sub>(p-1) \oplus x<sub>2</sub>(p-1) \oplus x<sub>3</sub>(p-1)
                Q(t-7) = I(t-8) \oplus x_1(t-8) \oplus x_2(t-8)
        which is in view of the parallel circuit:
10
        => Q7(p) = 17(p-1) \oplus x_1(p-1) \oplus x_2(p-1)
```

[0078] Fig. 7A and 7B show the result of this parallelization process, i.e. a circuit diagram for an eight bit parallel implementation of the turbo coding block shown in Fig. 4.

4. VHDL Code

15

20

5

[0079] The recursive parallelization described above in a step-by-step manner may be used with logic synthesis tools to compare different design alternatives. Without restriction to any such particular system, here, reference is made to the Very High Speed Hardware Discription Language VHDL as being a typical example for the design of logic circuits using logic synthesis tools.

[0080] An advantage of the VHDL Code approach to the implementation of the turbo coder block parallelization result is that a design may be realized in a very short time without being bound to a specific technology, e.g., ASIC or FPGA. [0081] Thus, the actual technology is not specified through the turbo coder block parallelization result but may be set as parameter to be handled by the logic synthesis tool subsequent to coding and thus be changed easily to compare different design options.

25 [0082] In the following, VHDL codes are listed for the 2, 4, and 8 bit parallelized turbo coder blocks shown in Fig. 5, 6, and 7. Since the use of the VHDL code language is known in the art and the relation to the parallelization results explained above are self-evident no further explanation of details will be given here.

30

35

40

45

50

```
LIBRARY ieee;
     USE ieee.std logic 1164.ALL;
     USE ieee.std logic arith.ALL;
5
     ENTITY en_turbo_coder_rtl IS
          PORT (
10
              -- General:
              reset p
                                : IN STD_LOGIC;
              clk32m
                                : IN STD LOGIC; -- Clock
15
                                        (rising edge triggered)
                                : IN std logic vector(7 DOWNTO 0);
              input 8
                                : IN std logic_vector(3 DOWNTO 0);
              input 4
20
              input 2
                                : IN std logic_vector(1 DOWNTO 0);
                                 : IN std logic;
              input_1
              -- turboCoding 2 bit parallel
25
                                : OUT std logic_vector(7 DOWNTO 0);
              output 8
                                 : OUT std logic_vector(3 DOWNTO 0);
              output_4
                                 : OUT std_logic_vector(1 DOWNTO 0);
              output 2
30
                                 : OUT std_logic
              output 1
             );
     END en_turbo_coder_rtl;
35
                ARCHITECTURE rtl OF en_turbo_coder_rtl IS
40
45
50
55
```

```
SIGNAL s1 x1
                                 : std_logic;
      SIGNAL sl x2
                                 : std logic;
5
      SIGNAL s1 x3
                                 : std_logic;
      SIGNAL s1 i
                                 : std_logic;
      SIGNAL s1 o
                                 : std_logic;
10
      SIGNAL s2 x1
                                 : std logic;
      SIGNAL s2 x2
                                 : std logic;
      SIGNAL s2 x3
15
                                 : std logic;
      SIGNAL s2 i
                                 : std_logic_vector(1 DOWNTO 0);
      SIGNAL s2 o
                                 : std_logic_vector(1 DOWNTO 0);
20
      SIGNAL s4 x1
                                 : std logic;
      SIGNAL s4 x2
                                : std logic;
      SIGNAL s4 x3
                                 : std logic;
25
      SIGNAL s4 i
                                : std logic vector(3 DOWNTO 0);
      SIGNAL s4 o
                                 : std logic vector(3 DOWNTO 0);
30
      SIGNAL s8 x1
                                 : std logic;
      SIGNAL s8 x2
                                 : std_logic;
      SIGNAL s8 x3
                                : std logic;
35
                                : std_logic_vector(7 DOWNTO 0);
      SIGNAL s8 i
                                 : std_logic_vector(7 DOWNTO 0);
      SIGNAL s8 o
40
     BEGIN
         tc_1: PROCESS (clk32m, reset_p) -- seriell building of
45
                                             turbo coder block TCB
         BEGIN
50
             IF reset p = 'l' THEN
```

20

```
s1 x1 <= '0';
                    s1 x2 <= '0';
5
                    s1 x3 <= '0';
                     sl i <= '0';
                     s1 o <= '0';
10
                ELSIF clk32m'EVENT AND clk32m = '1' THEN
15
                     s1 i <= input 1;</pre>
                     s1_x1 <= s1_i XOR s1_x2 XOR s1_x3;
                     s1_x2 \le s1_x1;
20
                     s1_x3 \le s1_x2;
                     s1 o <= s1 i XOR s1 x2 XOR s1 x1;
25
                END IF;
       END PROCESS tc_1;
       output 1 <= s1_o;
35
       tc_2: PROCESS (clk32m, reset_p) -- 2bit parallel building
                                             of turbo coder block
40
       BEGIN
            IF reset_p = '1' THEN
45
                s2 x1 <= '0';
                s2 x2 <= '0';
50
                s2 x3 <= '0';
                s2_i <= (OTHERS => '0');
                s2 o <= (OTHERS => '0');
55
```

```
ELSIF clk32m'EVENT AND clk32m = '1' THEN
5
               s2 i <= input_2;
               s2 x1 <= s2 i(0) XOR s2_x1 XOR s2_x2;
               s2 x2 <= s2 i(1) XOR s2 x2 XOR s2_x3;
10
               s2 x3 \le s2 x1;
               s2 o(0) \le s2 i(0) XOR
                          s2_i(1) XOR s2_x1 XOR s2_x2 XOR s2_x3;
15
               s2 o(1) \le s2 i(1) XOR s2 x1 XOR s2 x2;
           END IF;
20
     END PROCESS to 2;
25
     output_2 <= s2_o;
     tc 4: PROCESS (clk32m, reset p) -- 4bit parallel building
30
                                        of turbo coder block
     BEGIN
35
         IF reset_p = '1' THEN
40
             s4 x1 <= '0';
             s4 x2 <= '0';
             s4 x3 <= '0';
45
             s4 i <= (OTHERS => '0');
                     <= (OTHERS => '0');
              s4 o
50
         ELSIF clk32m'EVENT AND clk32m = '1' THEN
              s4 i
                    <= input 4;
55
              s4 x1  <= s4 i(0) XOR s4_i(2) XOR s4_i(3)
```

```
XOR s4 x1 XOR s4 x3;
               s4 x2
                       \leq s4_i(1) XOR s4_i(3) XOR s4_x1
5
                                   XOR s4 x2 XOR s4 x3;
                       <= s4 i(2) XOR s4 x1 XOR s4 x2;
               s4 x3
               s4 \circ (0) \le s4 i(0) \times s4_i(1) \times s4_i(2)
10
                                   XOR s4 i(3) XOR s4_x3;
               s4 o(1) \le s4 i(1) XOR s4 i(2) XOR s4_i(3)
                                   XOR s4_x1 XOR s4_x3;
               s4 o(2) \le s4 i(2) XOR s4 i(3) XOR s4_x1
                                   XOR s4_x2 XOR s4_x3;
               s4 o(3) \le s4 i(3) XOR s4 x1 XOR s4 x2;
20
               END IF;
25
       END PROCESS to 4;
       output 4 <= s4 o;
30
       tc 8: PROCESS (clk32m, reset p) -- 8bit parallel building
35
                                            of turbo coder block
       BEGIN
40
           IF reset p = '1' THEN
45
               s8 x1
                      <= '0';
               s8 x2 <= '0';
               s8 x3
                        <= '0';
               s8 i
                        <= (OTHERS => '0');
               s8 o
                        <= (OTHERS => '0');
55
           ELSIF c1k32m'EVENT AND c1k32m = '1' THEN
```

```
s8 i
                          <= input 8;
                          <= s8_i(0) XOR s8_i(2) XOR s8_i(3)
                 s8 xl
5
                                       XOR s8 i(4) XOR s8_i(7)
                                       XOR s8 x2 XOR s8_x3;
                 s8_x2
                          \leq s8 i(1) XOR s8 i(3) XOR s8 i(4)
10
                                       XOR s8 i(5) XOR s8_x1;
                          <= s8 i(2) XOR s8 i(4) XOR s8_i(5)
                 s8 x3
                                       XOR s8 i(6) XOR s8 x2;
15
                 s8 o(0) \le s8 i(0) XOR s8 i(1) XOR s8 i(2)
                                       XOR s8 i(3) XOR s8 i(6)
                                       XOR s8 x1 XOR s8_x2;
20
                 s8 o(1) \le s8 i(1) XOR s8 i(2) XOR s8 i(3)
                                       XOR s8 i(4) XOR s8 i(7)
                                      XOR s8_x2 XOR s8_x3;
25
                 s8_0(2) \le s8_1(2) \text{ XOR } s8_1(3) \text{ XOR } s8_1(4)
                                       XOR s8 i(5) XOR s8 x1;
                 s8 o(3) \le s8 i(3) XOR s8 i(4) XOR s8 i(5)
30
                                       XOR s8 i(6) XOR s8 x2;
                 s8_o(4) \le s8_i(4) \text{ XOR } s8_i(5) \text{ XOR } s8_i(6)
                                       XOR s8 i(7) XOR s8 x3;
                 s8 o(5) \le s8 i(5) XOR s8 i(6) XOR s8 i(7)
                                       XOR s8 x1 XOR s8 x3;
                 s8_0(6) \le s8_1(6) \text{ XOR } s8_1(7) \text{ XOR } s8_x1
40
                                      XOR s8 x2 XOR s8 x3;
                 s8 o(7) \le s8 i(7) XOR s8 x1 XOR s8 x2;
             END IF;
                           END PROCESS to 8;
50
                           output 8 <= s8 o;
55
```

END rtl;

5. Turbo Coder Realization

[0083] While above reference has been made to Fig. 8 with respect to background art of the present invention this Fig. 8 is also related to the present invention as will be shown in the following.

[0084] According to the present invention described so far reference has been made to the parallelization of turbo coder blocks with M outputs. Nevertheless, it should be mentioned that according to the present invention the construction of a complete turbo coder requires the instantiation of the parallelized turbo coder block twice, as shown in Fig. 8 (where M = 1 is assumed in both blocks).

[0085] One turbo coder block is related to the normal input data stream to derive OUTPUT 1 shown in Fig. 8 and the other is related to the interleaved input data stream to derive OUTPUT 2. Since the input data stream is also directly forwarded to OUTPUT 0 the three outputs of the turbo coder have a width of 3n bits per parallel clock cycle, where n is the degree of parallelization.

15 Claims

5

10

1. Parallel turbo coder implementation method starting from a serial turbo coder block description according to

$$x_{1}(t) = I(t-1) \oplus \alpha_{1} \cdot x_{1}(t-1) \oplus \alpha_{2} \cdot x_{2}(t-1) \oplus \dots \oplus \alpha_{N} \cdot x_{N}(t-1)$$

$$\alpha_{i} \in \{0, 1\}$$

$$x_{2}(t) = x_{1}(t-1)$$

$$x_{2}(t) = x_{1}(t-1)$$

$$x_{3}(t) = x_{3}(t-1)$$

$$x_{3}(t) = x_{3}(t-1) \oplus x_{3}(t-1) \oplus x_{3}(t-1) \oplus x_{3}(t-1) \cdot [\beta_{j} 0 \cdot \alpha_{1} \oplus \beta_{j} 1] \oplus x_{3}(t-1) \cdot [\beta_{j} 0 \cdot \alpha_{N} \oplus \beta_{j} N]$$

$$x_{3}(t-1) \cdot [\beta_{j} 0 \cdot \alpha_{N} \oplus \beta_{j} N]$$

$$\beta_{ij} \in \{0, 1\}$$

$$\beta_{ij} \in \{0, 1\}$$

$$\beta_{ij} \in \{0, 1\}$$

comprising the steps:

a) carrying out a time index substitution for the first internal state according to:

55

45

$$x_1(t-1) = I(t-2) \oplus \alpha_1 \cdot x_1(t-2) \oplus \alpha_2 \cdot x_2(t-2) \oplus \dots \oplus \alpha_N \cdot x_N(t-2)$$

 $(2.x_1.1)$

10

5

20

25

35

$$x_1 (t-(n-1)) = I(t-n) \oplus \alpha_1 \cdot x_1 (t-n) \oplus$$

$$\alpha_2 \cdot x_2 (t-n) \oplus \dots \oplus$$

$$\alpha_N \cdot x_N (t-n)$$

$$(2.x_1.n-1)$$

where n is the degree of parallelization;

b) carrying out a time index substitution for the remaining internal states (i-2, ..., N) according to:

$$x_{i}(t-1) = x_{i-1}(t-2)$$
 (2.x_i.1)

30

$$x_{i}(t-(n-1)) = x_{i-1}(t-n)$$
 (2. $x_{i}.n-1$)

c) carrying out a time index substitution for the output signal according to

$$Q_{j}(t-i) = \beta_{j} 0 \cdot I(t-(i+1)) \oplus \times_{1}(t-(i+1)) \cdot [\beta_{j} 0 \cdot \alpha_{1} \oplus \beta_{j1}] \oplus$$

45

$$x_N (\text{t-(i+1)}) \cdot [\beta_{j\,0} \cdot \alpha_N \oplus \beta_{j\,N}]$$
 i ϵ [1, ..., n-1]
$$(2.Q.i)$$

55 to derive a parallel output vector:

3. Parallel turbo coder block according to claim 2, characterized in that the turbo coder means has a structure being derivable from a serial turbo coder block description according to

 $(X_1, ..., X_N)$ in the turbo coder means is supplied to at least two delay units in the turbo coder means.

of n samples of the input signal I(t) such that at least two delay units $(X_1, ..., X_N)$ of the bank directly receive subsets of the n samples (I(t-1), ..., I(t-n)) of the input signal I(t) and an output signal of at least one delay unit

50

through the parallel turbo coder implementation method of claim 1.

4. Parallel turbo coder block according to claim 2 or 3, characterized in that the parallelization degree is 2, that N = 3, M = 1, $\alpha = [0, 1, 1]$, that $\beta = [1, 1, 0, 1]$, and that the structure of the turbo coder means is

Q0(p) =
$$10(p-1) \oplus 11(p-1) \oplus x_1(p-1) \oplus x_2(p-1) \oplus x_3(p-1)$$

 $Q1(p) = I1(p-1) \oplus x_1(p-1) \oplus x_2(p-1),$

wherein

35

45

50

$$x_1(p) = 10(p-1) \oplus x_1(p-1) \oplus x_2(p-1),$$

 $x_2(p) = 11(p-1) \oplus x_2(p-1) \oplus x_3(p-1),$ and
 $x_3(p) = x_1(p-1).$

5. Parallel turbo coder block according to claim 2 or 3, characterized in that the parallelization degree is 4, that N = 3, M = 1, $\alpha = [0, 1, 1]$, that $\beta = [1, 1, 0, 1]$, and that the structure of the turbo coder means is

```
Q0(p) = 10(p-1) \oplus 11(p-1) \oplus 12(p-1) \oplus 13(p-1) \oplus x_3(p-1)
Q1(p) = 11(p-1) \oplus 12(p-1) \oplus 13(p-1) \oplus x_1(p-1) \oplus x_3(p-1)
Q2(p) = 12(p-1) \oplus 13(p-1) \oplus x_1(p-1) \oplus x_2(p-1) \oplus x_3(p-1)
Q3(p) = 13(p-1) \oplus x_1(p-1) \oplus x_2(p-1),
```

wherein

$$\begin{split} x_1(p) &= I0(p-1) \oplus I2(p-1) \oplus I3(p-1) \oplus \\ x_1(P-1) \oplus x_3(p-1), \\ x_2(p) &= I1(p-1) \oplus I3(p-1) \oplus \\ x_1(p-1) \oplus x_2(p-1) \oplus x_3(p-1), \text{ and} \\ x_3(p) &= I2(p-1) \oplus x_1(P-1) \oplus x_2(p-1). \end{split}$$

6. Parallel turbo coder block according to claim 2 or 3, characterized in that the parallelization degree is 8, that N = 3, M = 1, α = [0, 1, 1], that β = [1, 1, 0, 1], and that the structure of the turbo coder means is

Q0(p) =
$$I0(p-1) \oplus I1(p-1) \oplus I2(p-1) \oplus I3(p-1) \oplus I6(p-1) \oplus x_1(P-1) \oplus x_2(p-1)$$

```
Q1(p)=I1(p\text{-}1)\oplus I2(p\text{-}1)\oplus I3(p\text{-}1)\oplus I4(p\text{-}1)\oplus
                                   17(p-1) \oplus x_2(p-1) \oplus x_3(p-1)
                          Q2(p) = I2(p-1) \oplus I3(p-1) \oplus I4(p-1) \oplus I5(p-1) \oplus x_1(p-1)
                          Q3(p) = 13(p-1) \oplus 14(p-1) \oplus 15(p-1) \oplus 16(p-1) \oplus x<sub>2</sub>(p-1)
5
                          Q4(p) = 14(p-1) \oplus 15(p-1) \oplus 16(p-1) \oplus 17(p-1) \oplus x_3(p-1)
                          Q5(p) = 15(p-1) \oplus 16(p-1) \oplus 17(p-1) \oplus x_1(P-1) \oplus x_3(p-1)
                          Q6(p) = 16(p-1) \oplus 17(p-1) \oplus x_1(p-1) \oplus x_2(p-1) \oplus x_3(p-1)
                          Q7(p) = 17(p-1) \oplus x_1(P-1) \oplus x_2(p-1),
                 wherein
                          x_1(p) = \mathsf{IO}(\mathsf{p}\text{-}\mathsf{1}) \oplus \mathsf{I2}(\mathsf{p}\text{-}\mathsf{1}) \oplus \mathsf{I3}(\mathsf{p}\text{-}\mathsf{1}) \oplus
10
                                   14(p-1) \oplus 17(p-1) \oplus x_2(p-1) \oplus x_3(p-1)
                          x_2(p) = |1(p-1) \oplus |3(p-1) \oplus |4(p-1) \oplus |5(p-1) \oplus
                                   x_1(p-1), and
                          x_3(p) = 12(p-1) | 14(p-1) \oplus 15(p-1) \oplus 16(p-1) \oplus x_2(p-1).
15
```

7. Computer programm product directly loadable into an internal memory of a computer

comprising software code portions for performing the steps according to claim 1 when the product is run on a computer.

- Computer programm product according to claim 7, characterized in that the software code portions are of the VHDL type.
- 9. Computer programm product according to claim 8, characterized in that the software code portions are defined to:

29

20

25

30

35

40

45

50

```
LIBRARY ieee;
      USE ieee.std logic 1164.ALL;
5
      USE ieee.std logic arith.ALL;
      ENTITY en turbo_coder_rtl IS
10
           PORT (
               -- General:
                                 : IN STD LOGIC;
               reset p
15
                                 : IN STD LOGIC; -- Clock
               clk32m
                                         (rising edge triggered)
                                 : IN std_logic_vector(7 DOWNTO 0);
               input 8
20
                                : IN std logic vector(3 DOWNTO 0);
               input 4
               input 2
                                 : IN std logic vector(1 DOWNTO 0);
                                 : IN std logic;
               input 1
25
               -- turboCoding 2 bit parallel
                                 : OUT std_logic_vector(7 DOWNTO 0);
               output 8
30
                                 : OUT std logic_vector(3 DOWNTO 0);
               output 4
               output 2
                                 : OUT std logic vector(1 DOWNTO 0);
                                 : OUT std logic
               output 1
              );
35
      END en turbo coder rtl;
40
                ARCHITECTURE rtl OF en turbo coder_rtl IS
                SIGNAL s1 x1
                                           : std logic;
45
                SIGNAL s1 x2
                                           : std logic;
                SIGNAL s1 x3
                                           : std logic;
                SIGNAL sl i
                                           : std logic;
50
                                            : std_logic;
                SIGNAL s1 o
```

30

```
: std logic;
     SIGNAL s2 x1
                                : std logic;
     SIGNAL s2 x2
                                : std logic;
     SIGNAL s2 x3
                                : std logic_vector(1 DOWNTO 0);
      SIGNAL s2 i
                                : std logic_vector(1 DOWNTO 0);
      SIGNAL s2_o
10
                               : std_logic;
      SIGNAL s4 x1
                               : std logic;
      SIGNAL s4_x2
      SIGNAL s4 x3
                                : std logic;
                                : std logic vector(3 DOWNTO 0);
      SIGNAL s4 i
                                : std logic_vector(3 DOWNTO 0);
      SIGNAL s4 o
20
      SIGNAL s8_x1
                               : std logic;
                               : std logic;
      SIGNAL s8 x2
                                : std logic;
      SIGNAL s8 x3
25
                               : std_logic_vector(7 DOWNTO 0);
      SIGNAL s8 i
                                : std logic_vector(7 DOWNTO 0);
      SIGNAL s8_o
30
      BEGIN
         tc_1: PROCESS (clk32m, reset_p) -- seriell building of TC
35
         BEGIN
40
             IF reset_p = '1' THEN
                 s1 x1 <= '0';
45
                 s1 x2 <= '0';
                 s1 x3 <= '0';
                 s1_i <= '0';
                 s1_o <= '0';
50
             ELSIF clk32m'EVENT AND clk32m = '1' THEN
```


31


```
s1 i <= input 1;
                       s1 x1 <= s1 i XOR s1 x2 XOR s1 x3;
5
                       s1 x2 <= s1 x1;
                       s1 x3 <= s1 x2;
                       s1 o <= s1 i XOR s1 x2 XOR s1_x1;
10
                   END IF;
15
        END PROCESS to 1;
        output 1 <= sl o;
20
        tc 2: PROCESS (clk32m, reset p) -- 2bit par building of TC
25
        BEGIN
             IF reset_p = '1' THEN
30
                 s2_x1 <= '0';
                 s2 x2 <= '0';
35
                 s2 x3 <= '0';
                 s2 i <= (OTHERS => '0');
                 s2 o <= (OTHERS => '0');
40
             ELSIF clk32m'EVENT AND clk32m = '1' THEN
45
                 s2 i <= input 2;
                 s2 x1 <= s2_i(0) XOR s2 x1 XOR s2_x2;
                 s2_x2 \le s2_i(1) XOR s2_x2 XOR s2_x3;
50
                 s2 x3 \le s2 x1;
                 s2 o(0) \le s2 i(0) XOR
                             s2 i(1) XOR s2 x1 XOR s2 x2 XOR s2_x3;
55
```


```
s2_0(1) \le s2_1(1) \times s2_x1 \times s2_x2;
5
                END IF;
      END PROCESS tc 2;
10
      output_2 <= s2_o;
15
      tc 4: PROCESS (clk32m, reset_p) -- 4bit par building of TC
      BEGIN
20
          IF reset p = '1' THEN
25
              s4_x1 <= '0';
                       <= '0';
               s4 x2
               s4 x3 <= '0';
30
               54 i
                     <= (OTHERS => '0');
                     <= (OTHERS => '0');
               s4 o
35
          ELSIF clk32m'EVENT AND clk32m = '1' THEN
               s4 i <= input 4;
40
                       \leq s4 i(0) XOR s4 i(2) XOR s4 i(3)
                                  XOR s4 x1 XOR s4 x3;
                       <= s4 i(1) XOR s4_i(3) XOR s4_x1
               s4 x2
45
                                   XOR s4 x2 XOR s4 x3;
               s4_x3  <= s4_i(2) XOR s4_x1 XOR s4 x2;
               s4 \circ (0) \le s4_i(0) \times SR_i(1) \times SR_i(2)
50
                                   XOR s4_i(3) XOR s4_x3;
               s4_0(1) \le s4_i(1) \times SR s4_i(2) \times SR s4_i(3)
                                   XOR s4 x1 XOR s4 x3;
               s4 o(2) \le s4 i(2) XOR s4_i(3) XOR s4_x1
```

```
XOR s4 x2 XOR s4 x3;
                      s4_o(3) \le s4_i(3) \times s4_x1 \times s4_x2;
5
                      END IF;
10
              END PROCESS tc_4;
      output_4 <= s4_o;
15
      tc_8: PROCESS (clk32m, reset_p) -- 8bit par building of TC
20
      BEGIN
25
           IF reset p = '1' THEN
               s8_x1 <= '0';
30
               s8 x2 <= '0';
               s8 x3 <= '0';
               s8 i
                      <= (OTHERS => '0');
35
               s8 o <= (OTHERS => '0');
           ELSIF clk32m'EVENT AND clk32m = '1' THEN
40
                      <= input 8;
               s8_i
                       \leq s8 i(0) XOR s8_i(2) XOR s8_i(3)
               s8 xl
45
                                   XOR s8_i(4) XOR s8_i(7)
                                   XOR s8_x2 XOR s8_x3;
               s8 x2  <= s8_i(1) XOR s8_i(3) XOR s8_i(4)
50
                                   XOR s8 i(5) XOR s8_x1;
                       <= s8_i(2) XOR s8_i(4) XOR s8_i(5)
               s8 x3
                                   XOR s8 i(6) XOR s8 x2;
               s8 o(0) \le s8 i(0) XOR s8_i(1) XOR s8_i(2)
```

```
XOR s8 i(3) XOR s8_i(6)
                                            XOR s8_x1 XOR s8_x2;
                       s8 o(1) \le s8 i(1) XOR s8 i(2) XOR s8 i(3)
                                            XOR s8 i(4) XOR s8_i(7)
                                            XOR s8 x2 XOR s8 x3;
10
                       s8 o(2) \le s8_i(2) \times S8_i(3) \times S8_i(4)
                                            XOR s8 i(5) XOR s8_x1;
                       s8_o(3) \le s8_i(3) \times s8_i(4) \times s8_i(5)
15
                                            XOR s8 i(6) XOR s8_x2;
                       s8 o(4) \le s8 i(4) XOR s8 i(5) XOR s8_i(6)
                                            XOR s8_i(7) XOR s8_x3;
20
                       s8 o(5) \le s8 i(5) XOR s8 i(6) XOR s8 i(7)
                                            XOR s8_x1 XOR s8_x3;
                       s8 \circ (6) \le s8_i(6) \times s8_i(7) \times s8_x1
25
                                            XOR s8 x2 XOR s8_x3;
                       s8_o(7) \le s8_i(7) \times s8_x1 \times s8_x2;
30
                  END IF;
              END PROCESS tc 8;
35
              output 8 <= s8_o;
40
           END rtl;
45
50
```










FIG.5




FIG.6




FIG.7A

8 BIT PARALLEL TURBO BLOCK-INPUT PART





FIG.7B 8 BIT PARALLEL TURBO CODING BLOCK- PART FOR OUTPUTS Q



IO(p) I1(p) I2(p) I3(p) I4(p) I5(p) I6(p) I7(p) $X_1(p) X_2(p) X_3(p)$




FIG.8



EUROPEAN SEARCH REPORT

Application Number EP 99 11 7945

		RED TO BE RELEVANT	,		
ategory	Citation of document with inc of relevant passa		Relevant to claim	CLASSIFICATION OF THE APPLICATION (Int.Cl.7)	
•	*Canonical structure k/n convolutional en application to turbe ELECTRONICS LETTERS vol. 32, no. 11, 23 pages 981-983. XP000	o codes" , May 1996 (1996-05-23), 0599120 2, line 10 - page 983,	1,2,7	нозм13/29	
A	Turbo Codes: Some Roconcatenated Coding IEEE TRANSACTIONS Of vol. 42, no. 2, Mar pages 409-428, XP00	Schemes" N INFORMATION THEORY, ch 1996 (1996–03),	1,2,7		
	* figure 1 *			ψ -	
		**************************************	¢. • •	TECHNICAL FIELDS SEARCHED (Int.CI.7)	
	The present search report has	been drawn up for all claims	-		
	Place of search	Date of completion of the search	<u> </u>	Ехатипе:	
	THE HAGUE	16 February 2000	9 Va	n Staveren, M	
X.pa Y.pa do A:tes O:no	CATEGORY OF CITED DOCUMENTS initially relevant if taken alone initially relevant if combined with and current of the same category chnological background on-written disclosure termediate document	E : earlier patent di after the filing di ther D ' document cited L : document cited & ; member of the	T: theory or principle underlying the invention E: earler patent document, but published on, or after the filing date D: document cred in the application L: document orted for other reasons 5: member of the same patent family, corresponding document		

THIS PAGE BLANK (USPTO)